

Lecture - 06 PCB LAYOUT PCB Layout 2/2



Lecture 06 - PCB Layout 2/2 | pcb.mit.edu | yaypcbs@mit.edu

Outline



- Review
- Routing and Placement Considerations
 - \circ Traces
 - Integrated Circuits
 - \circ **Board**
 - \circ Interfaces
- Examples





Schematic

Lecture 06 - PCB Layout 2/2 | pcb.mit.edu | yaypcbs@mit.edu

@ MIT

THEARTAND

SCIENCE



Basic PCB Layout

Design Flow





IAP 2025

PCB Construction

Putting it all Together

Substrates and their copper laminates can be stacked together to create multilayer PCBs, with layers connected to another using vias.

- Typically 2-20 conductive layers
- The non-conductive substrates are known as dielectrics which can range in materials depending on the application
- Soldermask/surface finish/silkscreen on top and bottom



ttps://morepcb.com/8-layer-pcb-stack-up/



IAP 2025

Basic PCB Layout Routing

Red – Top Layer Blue – Bottom Layer Close - Silkscreen







Trace width and length

Trace cross section (width and thickness) determines current-carrying capability and resulting temperature rise (keep < 10° C rise, see IPC-2152)

Use polygon pours in place of traces for high current nets (increases conductor cross section)

Keep traces as short as possible to avoid voltage drops and signal distortions

Recall that bulk resistance in a conductor is: $R = \frac{1}{\sigma A}$







Recall Faraday's Law of Magnetic Induction:

$\vec{\nabla} \times \vec{E} = -\frac{\partial \vec{B}}{\partial t}$

Changing magnetic flux results in an electric field circulation (curl) \rightarrow current

- For long traces, avoid creating loops to prevent capture of external magnetic flux
- Avoid long traces with no termination forms an antenna at high frequencies







Trace Spacing

PCB fabricators have limits on how close they can manufacture two adjacent traces. These clearance minimums must be met to avoid tolerance errors

- For high voltage traces, electric breakdown in the dielectric or air can cause shorts, proper spacing is required
- Keep high frequency and noisy traces separate from other traces. Fields generated by these can induce currents in other traces (think Ampere-Maxwell)



Spec	Value
Copper Layers	2
Copper Weight	1oz
Trace Spacing	6mil (0.1524mm)
Trace Width	6mil (0.1524mm)
Annular Ring	5mil (0.127mm)
Board Edge Keepout	15mil (0.381) from nominal board edge
Via Plating Thickness	1mil (0.0254mm)

$$\vec{\nabla} \times \vec{H} = \vec{J} + \frac{\partial \vec{D}}{\partial t}$$





Trace Spacing

- High frequency (RF and high-speed digital) traces often have special routing requirements that govern trace width and clearance, typically to maintain a particular impedance throughout
- Differential traces consist of two of such traces with the additional requirement of needing to be routed next to and symmetric to each other as well as having the same length
- Differential traces have improved commonmode noise immunity over single-ended traces



https://www.allaboutcircuits.com/technical-articles/the-why-and-how-ofdifferential-signaling/







Good for sharp turns with high frequency signals

Commonly seen on many boards, often preferred for low frequency signals

Best for high frequency signals

Fine for low frequency applications, should generally avoid



THE ART SCIENCE DESIGN

Lengthening trace to improve digital timing

Removes fringing capacitance



Chamfered corner for impedance matching



Placing Integrated Circuits Decoupling







Decoupling capacitors are placed near the power input pins of ICs and provide filtering of noise and transients

• Typically, a large- and small-valued capacitor combination is used as close to the IC as possible. (e.g. 100 nF and 200 pF)

Placing Integrated Circuits



Thermal Reliefs



Thermal reliefs improve hand solderability but increases impedance for return path connection

Lecture 06 - PCB Layout 2/2 | pcb.mit.edu | yaypcbs@mit.edu



Basic PCB Layout Copper Pours

Red – Top Layer **Blue** – Bottom Layer Silkscreen





Board Configuration

Power Planes

THE ART

In a multilayer board, parts of or entire internal layers can be assigned to specific power nets to form a power plane

Vias can be used for devices (typically on the top or bottom layers) to easily access a power net

- Reduces number of traces
- Limits power losses
- Isolates noisy power nets



http://www.elmac.co.uk/EMC_SelfStudy-std/Index.htm?context=380



Board Configuration Ground Pours

Like power planes, entire layers should be dedicated to the ground net to create a low-impedance return path

- Empty regions should be filled with ground pours to further provide short return path and reduce fringing fields
- Ensure there are no copper ground islands
- Via stitching can help ensuring ground pours are connected well



https://www.analog.com/en/design-center/evaluation-hardware-andsoftware/evaluation-boards-kits/EVAL-HMC703LP4E.html



Board Configuration Discontinuous Ground Planes

Sometimes we do want poorly connected ground planes

Common case: high-speed digital and high-frequency analog circuits located on the same board

• Separate ground planes that are poorly connected to each other as well as careful placement, can isolate noise and prevent each from interfering with the other.



ttp://www.elmac.co.uk/EMC_SelfStudy-std/Index.htm?context=380



[@] MIT

Board Configuration Edge Effects

- Planes and traces on parallel layers can form inductive loops and capacitors, which create fringing fields on the board edge
- Follow 10h rule: all planes and traces should be routed at least a distance of ten times the height of the substrate layer from board edge to avoid effects from fringing fields
- Often manufacturers will have a board edge constraint anyways



EM field radiate

of the PCB

out from the edges

also forms inductive loop

EM fields shorted

out to around





• Usually will be placed in t

Board Configuration Shielding

- Metal shielding around sensitive components can prevent external fields from interfering (particularly electric fields)
 - $\vec{\nabla}\cdot\vec{D}=\rho$
- Shields should have a generous connection to ground along its perimeter

Highly permeable materials can be used to shield magnetic fields

• Usually will be placed in the enclosure





PCB Construction

Soldermask



To protect the board during assembly and from corrosion, a non-conductive coating (soldermask) is applied to copper that is not to be soldered to



removal-of-solder-mask-and-b-after-the-removal-of_fig7_355368696



Board Configuration

Soldermask Removal

Soldermask, as a dielectric materi, al can create boundary conditions that produce unwanted effects for high frequency circuits

- RF/microwave circuits will typically remove soldermask around traces to prevent this
- In high power applications, removing soldermask from high-current traces allows solder or a metal block to be attached to increase trace cross section and reduce resistance



Soldermask is removed on traces that need to be carefully impedance controlled

IAP 2025

https://www.analog.com/en/design-center/evaluation-hardware-andsoftware/evaluation-boards-kits/EVAL-HMC788ALP2.html



Interfaces

Test Points



- Placed on nets where important debugging and test information can be gained
- High frequency circuits requires special care when placing test points as they can cause signal distortions
- Put many on your PCBs



Lecture 06 - PCB Layout 2/2 | pcb.mit.edu | yaypcbs@mit.edu



https://www.adafruit.com/product/3825

Interfaces

Connectors

- Connectors allow for external interfacing with a PCB
- Typically mounted on the PCB's edge
- SMT connectors can delaminate but do not introduce any protrusions on the bottom board side
- Use THT if possible

Both connectors are edge-mount, however the left one is SMT and the right one is THT





Summary

Key Takeaways



- Segmentize your board: keep digital with digital and analog with analog to best extent you can prevent co-interference
- Ensure there are many debug points, PCBs often do not work first-try
- Layout circuits as compactly as possible while maintaining enough space to assemble and debug
- Use ground pours and ground/power planes
- Ensure trace sizing requirements are met for each net
- Choose connectors that are accessible, appropriate for the type of signal they will carry, and will have a strong mechanical connection to the board
- Ensure appropriate mounting points are present



Examples



Lecture 06 - PCB Layout 2/2 | pcb.mit.edu | yaypcbs@mit.edu

Examples

RF/Microwave









https://www.analog.com/en/design-center/evaluation-hardware-andsoftware/evaluation-boards-kits/EVAL-HMC994APM5.html#eb-overview **Evaluation board for a 28 GHz amplifier**

- Ground pour throughout, a metal block attached to the bottom to increase ground plane cross section
- Soldermask removed on RF-carrying traces
- Traces made as short as possible
- Many testpoints
- Connectors appropriately selected to handle high frequencies (2.92 mm connectors)









- 135 MHz ADC Evaluation board
- Far seperated digital and analog sections
- Separate internal ground
 plane for digital section
- Differential signals are routed symmetrically
- Contains mounting holes
- Many debug and test points



@\\\\|





70 A Buck Converter Evaluation Board

- Wide traces across layers for input and output with via stitches
- Appropriate high current crimped connections for output
- Additional connectors mounted along edge
- No thermal reliefs





Lecture 06 - PCB Layout 2/2 | pcb.mit.edu | yaypcbs@mit.edu